2

3

9

10

11

12

14

15

16

17

18

20

21

22

## CT.ATM AMENDMENTS

(currently amended) A method for fine synchronization of a digital telecommunication receiver, comprising a code tracking process for maintaining fine alignment between an incoming spread spectrum signal and a locally generated code, said method comprising: [[-]] storing a plurality of consecutive samples [[(E-1, E, M, L, Li-1)]] of said incoming spread spectrum signal in a delay line [[(56)]]; [[-]] determining by interpolation between consecutive samples of said incoming spread spectrum signal, by means of a first [[(26)]] digitally controlled interpolator, an interpolated early sample [[(e)]] anticipating an optimal sampling time instant; [[-]] determining by interpolation between consecutive samples of said incoming spread spectrum signal, by means of a second [[(24)]] digitally controlled interpolator, an interpolated middle sample [[(m)]] corresponding to said optimal sampling time instant; [[-]] determining by interpolation between consecutive samples of said incoming spread spectrum signal, by means of a third [[(28)]] digitally controlled interpolator, an interpolated late sample [[(1)]] delayed with respect to said optimal sampling time instant: [[-]]

24

25

26

27

28

29

30 31

32

33

34

35

37

38

39

40

41

42

43

44

45

46

[[(S<sub>out</sub>)]].

```
calculating an error signal [[(4)]] as the difference
between the energy of the symbols computed from said interpolated
early [[(e)]] and late [[(1)]] samples; [[-]] and
          generating, from said error signal [[(a)]], a control
signal [[(SouT)]] for controlling the interpolation phase of said
second digitally controlled interpolator [[(24)]]; characterised in
that said
wherein the step of generating a control signal [[(Sout)]]
comprises: [[-]]
          extracting the sign of said error signal [[(\xi)]]; [[-]]
          accumulating said sign of said error signal [[(\xi)]] for
the generation of an intermediate control signal [[(S_w)]]; [[-1]]
          calculating the absolute value [[(|\xi|)]] of said error
signal [[(E)]] at a time instant n; [[-]]
          comparing said absolute value [[(|\xi(n)|)]] of said error
signal \lceil \lceil (\xi) \rceil \rceil at said time instant n with the absolute value
[[(|\xi(n-1)|]] of said error signal [[(\xi)]] at a previous time
instant n-1; [[-]] and
          updating said control signal [[(Sout)]] to the value of
said intermediate control signal [[(Sw)]] if the absolute value
[(|\xi(n)|)] of said error signal at time n is smaller than the
absolute value \lceil \lceil (\lceil \xi(n-1) \rceil) \rceil \rceil of the same error signal at time n-1,
maintaining otherwise unchanged the value of said control signal
```

11

12

13

1

2

3

5

```
2. (currently amended) The [[A]] method according to claim 1, wherein said step of accumulating said sign of said error signal [[(\xi)]] provides that the value accumulated has a positive saturation value of +4 and a negative saturation value of -4.
```

```
3. (currently amended) The [[A]] method according to claim 1, wherein said step of comparing said absolute value [[(|\xi|)]] of said error signal [[(\xi|)]] comprises: [[-]] storing the absolute value [[(|\xi|(n-1)|)]] of said error signal [[(\xi|)]] in a first register [[(72)]], maintaining such absolute value [[(|\xi|(n-1)|)]] in said register [[(72)]] at least until a new absolute value [[(|\xi|(n)|)]] of said error signal [[(\xi|)]] has been calculated; [[-]] and
```

comparing said new absolute value [[( $|\xi(n)|$ )]] of said error signal [[( $\xi$ )]] with the absolute value [[( $|\xi(n-1)|$ )]] stored in said first register [[(72)]], and storing said new absolute value [[( $|\xi(n)|$ )]] in said first register [[(72)]], overwriting the absolute value [[( $|\xi(n-1)|$ )]] previously stored.

 $\label{eq:continuous} 4. \quad \text{(currently amended)} \quad \underline{\text{The}} \ [[A]] \ \text{method according to} \\ \\ \text{claim 1, wherein said step of updating said control signal} \\ \\ [[(S_{out})]] \ \text{comprises:} \ [[-]]$ 

storing the value of a previous control signal [[( $S_{\rm out}(n-1)$ )]] in a second register [[(78)]], maintaining such value in said

2

3

7

9

10

11

12

13

14

15

```
second register [[(78)]] at least until a new value of said
6
     intermediate control signal [(S_w)] has been calculated; [-] and
7
                overwriting the value of said control signal [[(Sout (n))]]
     stored in said second register [[(78)]] with the new value of said
9
     intermediate control signal [[(S<sub>w</sub>)]] if the absolute value
10
      \lceil \lceil (|\xi(n)|) \rceil \rceil of said error signal at time n is smaller than the
11
     absolute value [(|\xi(n-1)|)] of the same error signal at time n-1,
12
     maintaining otherwise unchanged the value stored in said second
13
     register [[(78)11.
14
```

- 5. (currently amended) A digital communication receiver comprising a device for maintaining fine alignment between an incoming spread spectrum signal and a locally generated code, said device comprising: [[-1]]
- a delay line [[(56)]] for storing a plurality of consecutive samples [[(E-1, E, M, L, L+1)]] of said incoming spread spectrum signal; [[-]]
  - a first digitally controlled interpolator [[(26)]] for determining by interpolation between consecutive samples stored in said delay line [[(56)]] an interpolated early sample [[(e)]] anticipating an optimal sampling time instant; [[-1]
  - a second digitally controlled interpolator [[(24)]] for determining by interpolation between consecutive samples stored in said delay line [[(56)]] an interpolated middle sample [[(m)]] corresponding to said optimal sampling time instant; [[-]]

17

18

19

20

21

22

23

25

26

27

28

30

31

32

33

34

35

36

37

38

39

```
a third digitally controlled interpolator [[(28)]] for
determining by interpolation between consecutive samples stored in
said delay line [[(56)]] an interpolated late sample [[(1)]]
delayed with respect to said optimal sampling time instant; [[-]]
          at least [[a]] one correlator [[(30, 32, 22)]] for
calculating an error signal [[(\xi)]] as the difference between the
energy of the symbols computed from said interpolated early [[(e)]]
and late [[(1)]] samples; [[-]] and
          a circuit for generating a control signal [[(Sout)]] for
controlling the interpolation phase of said second digitally
controlled interpolator [[(24)]]; characterised in that said
wherein the means for generating a control signal [[(Sout)]]
comprises: [[-]]
          a circuit [[(23)]] for extracting the sign of said error
signal [[(ξ)]]; [[-]]
          a circuit [[(66)]] for accumulating said sign of said
error signal [[(\xi)]] in a register, for the generation of an
intermediate control signal [[(Sw)]]; [[-]]
          a circuit [[(70)]] for calculating the absolute value
[((\xi(n)))] of said error signal [(\xi)] at a time instant n; [[-1]]
          at least a comparator [[(72, 74)]] for comparing said
absolute value \lceil (|\xi|) \rceil \rceil of said error signal \lceil (\xi) \rceil \rceil at said time
instant n with the absolute value \lceil (|\xi(n-1)|) \rceil \rceil of said error
```

signal [[(E)]] at a previous time instant n-1: [[-]] and

1 2

```
a controllable switch [[(76, 78)]] for updating said control signal [[(S_{out})]] to the value of said intermediate control signal [[(S_n)]] if the absolute value [[(|\xi(n)|)]] of said error signal at time n is smaller than the absolute value [[(|\xi(n-1)|)]] of the same error signal at time n-1, maintaining otherwise unchanged the value of said control signal [[(S_{out})]].
```

- 6. (currently amended) The [[A]] digital communication receiver according to claim 5, wherein said register in which is accumulated the sign of said error signal [[( $\xi$ )]] has a positive saturation value of +4 and a negative saturation value of -4.
- 7. (currently amended)  $\underline{\text{The}}$  [[A]] digital communication receiver according to claim 5, wherein said at least one comparator [[(72, 74)]] for comparing said absolute value [[( $|\xi(n)|$ )]] of said error signal [[( $\xi$ )]] comprises: [[-]]
- a first register [[(72)]] for storing the absolute value [[( $|\xi(n-1)|$ )]] of said error signal [[( $\xi$ )]] at a time instant n-1, maintaining such absolute value [[( $|\xi(n-1)|$ )]] in said register [[(72)]] at least until a new absolute value [[( $|\xi(n)|$ )]] of said error signal [[( $\xi$ )]] has been calculated; [[-]] and
- a comparator [[(74)]] for comparing said new absolute value [[( $|\xi|$ )]] of said error signal [[( $\xi$ )]] with the absolute value [[( $|\xi|$ (n-1)|)]] stored in said first register [[(72)]], generating a signal [[( $\xi$ )]] indicating whether said new absolute value

```
[[(|\xi(n)|)]] is smaller than the previously stored absolute value
14
     [[(|\xi(n-1)|)]].
15
                    (currently amended) The [[A]] digital communication
1
     receiver according to claim 7, wherein said controllable switch
2
     [[(76, 78)]] for updating said control signal [[(S_{out})]] comprises:
3
     [[-]]
4
                a second register [[(78)]] for storing the value of a
     previous control signal [[(Sour (n-1))]] , maintaining such value in
     said register [[(78)]] at least until a new value of said
7
     intermediate control signal [(S_n)] has been calculated; [-1] and
R
                a switch [[(76)]], controlled by the signal [[(Cout)]]
9
     generated by said comparator [[(74)]], for storing in said second
10
11
     register [[(78)]] a new value of said control signal [[(S_{out}(n))]],
12
     if said new absolute value [[(|\xi(n)|)]] is smaller than the
     previously stored absolute value [[(|\xi(n-1)|)]], or for leaving
13
     unaltered the value stored in the same register [[(78)]] if such
14
     condition is not verified.
15
```